Regviz

Cypress Semiconductor /psoc63 /GPIO /VDD_INTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as VDD_INTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Cypress Semiconductor/psoc63/GPIO/VDD_INTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VDDIO_ACTIVE0 (VDDA_ACTIVE)VDDA_ACTIVE 0 (VDDD_ACTIVE)VDDD_ACTIVE

Description

Supply detection interrupt register

Fields

VDDIO_ACTIVE

Supply state change detected. ‘0’: No change to supply detected ‘1’: Change to supply detected
VDDA_ACTIVE

Same as VDDIO_ACTIVE for the analog supply VDDA.
VDDD_ACTIVE

The VDDD supply is always present during operation so a supply transition can not occur. This bit will always read back ‘1’.

Links

()

Register License

Copyright 2016-2018 Cypress Semiconductor Corporation \n Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License.
You may obtain a copy of the License at \n
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and
limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data